Ghost

ASIC Engineering Technical Leader | RTL development (Verilog, SystemVerilog, VCS, Spyglass, CDC, Formal verification) | Exp - 12+ years

Cisco · Bangalore, India

A posting in this role has sat open 108 days — well past the 90-day mark where an opening reads as a resume black hole rather than an active search.

Posted (ATS)

5/8/2026, 12:00:00 AM

Updated (ATS)

5/8/2026, 12:00:00 AM

First seen by us

8/2/2026, 7:01:52 AM

Last re-seen

8/22/2026, 11:15:49 PM

Distinct job IDs

Open in parallel

Work locations

Cumulative days active

108

Stagnancy score

60.75

ATS job ID

2013404

Rotation timeline

Every ATS job ID we've matched to this same normalized title, oldest first. "Posted" is the date the ATS reports; "last confirmed open" is the last time we saw it live.

Rotation 1LatestID 2013404Still openView listing →
Location
Bangalore, India
Posted (ATS)
May 8, 2026
Last confirmed open
Aug 22, 2026
Open for
107 days +

Data provenance

Source platform: workday
Source API URL: https://cisco.wd5.myworkdayjobs.com/wday/cxs/cisco/cisco_careers/jobs
Latest listing found: https://cisco.wd5.myworkdayjobs.com/Cisco_Careers/job/Bangalore-India/ASIC-Engineering-Technical-Leader---RTL-development--Verilog--SystemVerilog--VCS--Spyglass--CDC--Formal-verification----Exp---12--years_2013404
Stream ID: d6cabe45-2b66-476a-a8f8-dca78c6c10a4

Apply to the latest listing (your funeral) →