← Back to jobsPosted (ATS) 9/21/2026, 12:00:00 AM Updated (ATS) 9/21/2026, 12:00:00 AM First seen by us 9/22/2026, 5:00:23 AM Last re-seen 10/18/2026, 9:15:39 PM Distinct job IDs 1 Open in parallel 1 Work locations 1 Cumulative days active 28 Stagnancy score 0 ATS job ID R02945 Apply to the latest listing (your funeral) →
FreshWithin normal posting window. For now.Repeat offender company
FPGA IP Design and Verification Engineer
Altera · Regus, Madhapur
Within normal posting window. For now.
Rotation timeline
Every ATS job ID we've matched to this same normalized title, oldest first. "Posted" is the date the ATS reports; "last confirmed open" is the last time we saw it live.
- Location
- Regus, Madhapur
- Posted (ATS)
- Sep 21, 2026
- Last confirmed open
- Oct 18, 2026
- Open for
- 28 days +
Data provenance
- Source platform
- workday
- Latest listing found
- https://altera.wd1.myworkdayjobs.com/Altera/job/Regus-Madhapur/FPGA-IP-Design-and-Verification-Engineer_R02945
- Stream ID
- 5252a2ca-cbb0-4b99-8edf-68bb005267b1